



NOISEMACER JE

MANUAL

- · construction notes
- ·ay 3-8910 notes
- ·schematic diagram
- ·parts list
- · software notes

Prios has with

TABLE OF CONTENTS

		PAGE
I.	Introduction	1
II.	Board Construction	1
III.	Using the ADS Noisemaker][1-3
IV.	Architecture and Equations Governing the PSG	3
	(a) Tone Generator Control	3
	(b) Noise Generator Control	4
-	(c) Enable Control	4-5
	(d) Amplitude Control	5
	(e) Envelope Period Control	5 - 6
	(f) Envelope Shape/Cycle Control (Plus Definition of Terms)	6
	(g) I/O Ports	7
	(h) D/A Converter Operation	7
	(i) Figures 1-4	8
v.	Schematic	9
VI.	Appendix I - Sample Sound Effects	10
UTT	Ponte list	11

.

I. INTRODUCTION

The AY-3-8910 Programmable Sound Generator (PSG) is a large scale integrated circuit which can produce a wide variety of complex sounds under software control. After initialization of the registers in the PSG, sounds can continue to be produced while allowing the processor to do other tasks.

The AY-3-8910 has three 12 bit tone generators: one 4 bit amplitude control for each of the three tone sources, one 5 bit noise generator, and one 16 bit envelope generator. As an added feature, the AY-3-8910 has two 8 bit Input/Output (I/O) ports which are brought out for user applications.

The techniques described in this manual will produce a wide variety of results. However, since the range of sounds to be synthesized are so vast, this manual should only be viewed as an introduction to the capabilities of the ADS Noisemaker][.

II. BOARD CONSTRUCTION

- 1. Examine the ADS Noisemaker][for shorts. If an ohmmeter is available, measure between address lines, data lines, and the +5 volt and ground lines for shorts.
- 2. Noting the orientation against the silk screen, install and solder the I/C sockets.
- 3. Carefully observing the polarized capacitors orientation against the silk screen, install and solder the capacitors.
- 4. Install and solder the resistors and Molex speaker connector.
- 5. Inspect the board for any possible solder bridges or cold solder joints.
- 6. Apply power to the board and verify that between 4.8 and 5.2 volts are available to the board (Capacitor C7.)
- 7. Remove power and install the I/C's. (Do not bend any pins and/or reverse the I/C's in their sockets.)
- 8. Set volume (R1) midway.
- 9. Connect the Apple II speaker to the Molex connector.
- 10. Install the board and verify that your computer and other I/O ports function normally.

III. USING THE ADS NOISEMAKER][

The AY-3-8910 PSG is programmed through two I/O addresses. Before one of the sixteen internal registers can be read from or written to, it must first be selected by writing a number (0-15) into the PSG Address Register. (Diagram 1, Page 2.) The selected Data Register can then be read from or written to until another PSG Data Register is selected. (See e.g. 1, Page 2.)


e.g. 1

The PSG Address Register and Data Register are located in Slot #0 at CØ8Ø and CØ81 respectively. The PSG Address and Data Registers located in Slot #1 are at CØ9Ø and CØ91 respectively.

Below are the general equations which define the locations of the Address Register and its corresponding Data Register.

Equation 1 Address Register 0080_{16} + (Slot # * 16) 0000_{16} Equation 2 Data Register 0080_{16} + (Slot # * 16) + 1

<u>Diagram 1 - Address Register (Pointer Register)</u>



To produce a tone, you must:

FOR USE WITH 8T28 BUFFERS

- 1.) Select the Enables Register (R7) (See Fig. 1, Page 8))
- 2. Load R77 with hex FE (Tone-Out Channel A))
- 3. Select the Channel A Amplitude Register (R8)
- 4. Load R8 with hex ØF (Maximum Output)
- 5. Select the Channel A Fine Tune Register (RO) (Fig. 1, Page 8)
- 6. Load RO with hex 80 (Audible Tone)

The four Low Order address bits (B3-B0) select one of 16 Data Registers (R0-R15.) The four High Order address bits (B7-B4) are not used. In the B7-B4 locations, the Address Register will only recognize 0000.

Below is a sample program which generates a simple tone on one of the three channels in the PSG. This program is written at starting address $\emptyset 300$ and access slot #1 in your Apple II.

FOR USE WITH 8T26 BUFFERS

3øø A9 Ø7 LDA #\$Ø7 -Select Enable Reg. A9 F8 LDA #\$F8 3Ø2 8D 9Ø CØ STA \$C090 R7 and Load With 8D 9Ø CØ STA \$CØ9Ø 3Ø5 A9 FE LDA #\$FE STA \$CØ91 FE (Enable Tone A9 Ø1 LDA #\$Ø1 3Ø7 8D 91 CØ Channel A) 8D 91 CØ STA \$CØ91 3ØA A9 F7 A9 Ø8 LDA #\$Ø8 -Select Channel A. LDA #\$F7 3ØC 8D 9Ø CØ STA \$CØ9Ø Amplitude Reg. R8 8D 9Ø CØ STA \$CØ9Ø A9 ØF 3ØF A9 FØ LDA #\$ØF and Load With ØF LDA #\$FØ 311 8D 91 CØ STA #CØ91 (Max. Amplitude) 8D 91 CØ STA \$CØ91 314 SWEEP LDA #\$ØØ A9 FF A9 ØØ -Select Fine Tune SWEEP LDA #\$FF Reg. RO and Load With 80 (Audible 31.6 î8D 9Ø CØ STA \$CØ9Ø 8D 9Ø CØ STA \$CØ9Ø A9 8ø A9 8Ø 319 LDA #\$8ø LDA #\$8Ø 31B 8D 91 CØ Frequency) STA \$CØ91 8D 91 CØ STA \$CØ91 31E 4C 1E Ø3 4C 1E Ø3 JMP \$Ø31E -Infinite Loop JMP \$Ø31E

The sample program on page 2 may be modified slightly to produce a more complex sound. To modify, start at address $\emptyset 319$ and add the following changes:

Ø319	E8		DELAY	INX		-Wait Approx. 1 ms. E8 DELAY	INX	
Ø31A	DØ I	FD		BNE	DELAY	DØ FD	BNE	DELAY
Ø31C	CE 9	91	CØ	DEC	\$CØ91	-Decrement Value EE 91 CØ	INC	\$CØ91
Ø31F	DØ I	F8		BNE	DELAY	InnChannel A Tone DØ F8	BNE	DELAY
Ø321	A9 &	ø8		LDA	#\$Ø8	-Select Amplitude A9 F7	LDA	#\$F7
Ø323	8D 9	9Ø	CØ.	STA	\$CØ9Ø	Register R8 8D 9Ø CØ	STA	\$CØ9Ø
Ø326	CE 9	91	CØ	DEC	\$CØ91	-Decrement Amplitude EE 91 CØ	INC	\$CØ91
Ø329	DØ I	E9		BNE	SWEEP	by 1 Bit DØ E9	BNE	SWEEP
Ø32B	4C g	ØΑ	Ø3	JMP	\$Ø3ØA	-Jump and Do Again 4C ØA Ø3	JMP	\$Ø3ØA

Toiutilize the noise generator, simply modify the entire program by placing F6 at address $\emptyset3\emptyset6$ if using the 8T28 Buffer or $\emptyset9$ at $\emptyset3\emptyset6$ if using the 8T26 Buffer.

When producing software for the PSG on the ADS Noisemaker][, it is often necessary to read data from the Data Register array. Reading can be done in a similar manner to writing to the Data Register array, but efforts must be taken in software to mask off any "not used" bits in a Data Register (RO-R15, Fig. 1, Page 8) because General Instruments dosn't guarantee "not used" bits to be "0" or "1". The Address Register in the PSG looks like a write only register to the CPU, therefore, it is impossible to read data from the Address Register.

Keeping these guidelines in mind along with the equations in the next section will help you produce an almost limitless variety of sounds all under software control.

IV. ARCHITECTURE AND EQUATIONS GOVERNING THE PSG

(a) TONE GENERATOR CONTROL

The frequency of each square wave generated by the three tone generators (Channels A, B and C) is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 12 bit tone period value. Each 12 bit value is obtained in the PSG by combining the contents of the relative Course and Fine Tune Register (Defined in Diagram 3) and illustrated in Fig. 1, Page 8 and Diagram 2 below.

Diagr	am 2															
					CO	URSE	TUN	E		FINE TUNE						
	В7	В6	B5	B4	B3	B2	Bl	B0	B7]	В6	B5	В4	В3	B2	Bl	В0
		-				,										
	Not Used															77 0
					TPII	TPIO	11119	T.L.S	TP7	TP6	TP5	'I'P4	TP3	TP2	LLAT	TPO
					L	Ll										

12 Bit Tone Period (TP) to Tone Generator

Diagram 3	CHANNEL	COARSE TUNE RREGISTER	FINE TUNE REGISTER
	A	Rl	RO
	В	R3	R2
•	C	R5	R4

The equations listed below define tone frequency.

Tone Frequency $f_t = f_{clock} / (16 * TP10)$ where $f_{clock} = f_{clock}$ of clock Eq. 3 TP = 256 CT + FT₁₀ (Decimal equivalent of Tone Period) Schematic on Page 9)

 \mathtt{CT}_{10} defines the decimal equivalent of Coarse Tune Reg.


FT₁₀ defines the decimal equivalent of Fine Tune Reg.

(b) NOISE GENERATOR CONTROL (Register R6)

The frequency of the noise source is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 5 bit noise period value. This 5 bit value consists of the lower 5 bits (B4-B0) of Register R6. (Illustrated in Diagram 4 below.)

Diagram 4

Register R6



Note: The 5 bit value in R6 is a <u>period</u> value. Therefore, the higher the value in the <u>register</u>, the lower the resultant noise frequency.

Eq. 4 Noise Frequency $F_n = f_{clock} / (16NP_{10})$

NP defines decimal equivalent of the Noise Period Register.

(c) <u>ENABLE CONTROL</u> (Register R7)

This is a multi-function register which controls the three noise/tone mixers and two general purpose I/O ports.

The mixers as noted above combine the noise and tone frequencies for each of the three channels. The determination of combining neither, either, or both noise and tone frequencies on each channel is made by the state of bits B5-B0 of R7. (See Diagram 5 below.)

Diagram 5

	Register R7									
	В7	В6	B5	B4	В3	B2	Bl	B0		
•										
1	Input I	Enable	No	lse E	nable	Tone	Enab.	le j		
1	Input 1	Enable	No	Lse Ei	nable	Tone	Enab	le		
	Input I B	Enable A	No:	lse Ei B	nable A	Tone C	Enab B	le A		

Note: These Registers are Negative True

The direction (In or Out) of the two general purpose I/O ports (IOA and IOB) is determined by the state of bits B7 and B6 of R7.

A logic level of "0" entered in the Noise and/or Tone Enable Register will activate the noise and/or tone for that channel. A logic level of "1" entered in the Noise and/or Tone Enable Register will deactivate that noise and/or tone.

A logic level of "0" written into the I/O Enable Register will place that/those ports into the input mode. A logic level of "1" written into the Input Enable Register will place that/those ports into the output mode.

Note that the disabling noise and tone does not turn off a channel. A high frequency envelope would be heard as a tone or a series of clicks. Turning a channel off can only be accomplished by writing zeroes into the Amplitude Control Registers described next.

(d) AMPLITUDE CONTROL

The amplitudes of the signals generated by each of the three D/A converters (one for each channel) is determined by the contents of the lower 5 bits (B4-B0) of Registers R8, R9 and R10. (See Fig. 1, Page 8.)

M-O Amplitude is fixed at one of 16 levels as determined by L3, L2, L1 and L0

M-l Amplitude is variable at 16 levels as determined by the output of the generator. (Note Fig. 3, Page 8.)

(e) ENVELOPE PERIOD CONTROL

To accomplish the generation of fairly complex envelope patterns, two independent methods of control are provided in the PSG. First, it is possible to vary the frequency of the envelope using Registers R11 and R12 and second, the relative shape and cycle pattern of the envelope can be varied using Register R13. The following paragraphs first describe the envelope period control and then the envelope shape/cycle control.

The frequency of the envelope is obtained in the PSG by first counting down the input clock by 256, then by further counting down the result by the programmed 16 bit envelope period value. This 16 bit value is obtained in the PSG by combining the contents of the Envelope Coarse and Fine Tune Registers. (See Diagram 6 below.)

Diagram 6

	R12	- COA	RSE T	UNE I	REGIST	ER	.		Rll	- F	INE	TUNE	REG	ISTE	R
В7	В6	B5	В4	В3	B2	B1	B0	В7	Вб	B5	В4	B3	В2	Bl	В0
L	1			<u> </u>	<u>L , </u>	l	<u> </u>	<u> </u>	i	L	L	!	I		
EP	EP	EP	EP	EP	EP	EP	ΈP	EP	EP	ΕP	ΕP	EP	EP	EP	EP
115	114	113	12	1 11	1 10	19	l 8	1 7	Ь	1 5	4	1_3_		<u> </u>	U

16 Bit Envelope Period (EP)

Note that the 16 bit value programmed in the combined Coarse and Fine Tune Registers is a <u>period</u> value; therefore, the higher the value in the register, the lower the resultant envelope frequency.

Eq. 5 Envelope Frequency $F_e = f_{clock} / 256 EP_{10}$

 $EP_{10} = 256 \text{ CT}_{10} + FT_{10} \text{ (Decimal Equivalent of Envelope Period)}$

 \mathtt{CT}_{10} defines the decimal equivalent of the Coarse Tune Register


 ${
m FT}_{10}$ defines the decimal equivalent of the Fine Tune Register

(f) ENVELOPE SHAPE/CYCLE CONTROL

The envelope generator further counts down the envelope frequency by 16, producing a 16 state per cycle envelope pattern as defined by its 4 bit counter output, E3, E2, E1, and E0. The particular shape and cycle pattern of any desired envelope is determined by controlling the count pattern (count up/count down) of the 4 bit counter and by defining a single-cycle or repeat-cycle pattern.

This Envelope Shape/Cycle Control is contained in the lower 4 bits (B3-B0) of Register 13. Each of these 4 bits controls a function in the envelope generator. (See Diagram 7 below.)





ENVELOPE SHAPE/CYCLE DEFINITIONS

HOLD When Logic "1", limits the envelope to one cycle, holding the last count of the envelope counter (E3-E0=0000 or 1111) depending on whether the envelope counter was in a count down or count up mode.

ALTERNATE When Logic "l", the envelope counter reverses count direction (up-down) after each cycle.

ATTACK When Logic "1", the envelope counter will count up (attack) from E3, E2, E1, E0 = 0000 to E3, E2, E1, E0 = 1111; when Logic "0", the envelope counter will count down (decay) from E3, E2, E1, E0 = 1111 to E3, E2, E1, E0 = 0000.

CONTINUE When set to Logic "1", the cycle pattern will be as defined by the hold bit. When set to Logic "0", the envelope generator will reset to 0000 after one cycle and hold at that count.

Figure 2 on page 8 gives a graphic representation of the possible envelope shapes.

Note: When both the hold bit and the alternate bit are "l's", the envelope is reset to its initial count before holding.

(g) I/O PORTS

Registers R14 and R15 function as intermediate data storage registers between the PSG/CPU data bus (D0-D7) and the two I/O ports. (IOA7-IOA0 and IOB7-IOB0) Both ports are made available to the user via a 16 pin dip connector. (Note Schematic on page 9.) Using the I/O Register for data transfer will have no effect on sound generation.

To output data from the CPU bus to a peripheral deveice connected to I/O Port A requires the following steps:

- 1. Latch Address R7 (Select Enable Register)
- 2. Write Data to PSG (Setting B6 of R7 to "1")
- 3. Latch Address R14 (Select IOA Register)
- 4. Write Data to PSG (Data to be Output on I/O Port A)

To input data from I/O Port A to the CPU bus requires the following steps:

- 1. Latch Address R7 (Select Enable Register)
- 2. Write Data to PSG (Setting B6 of R7 to "0")
- 3. Latch Address R15 (Select IOA Register)
- 4. Read Data From PSG (Data From I/O Port A)

When left in the output mode, data will remain on the I/O port(s) until changed by loading different data or by resetting the PSG.

When left in the input mode, the contents of Register R14 and R15 will follow the signals applied to the I/O ports; however, transfer of this data to the CPU requires a "Read" operation.

(h) D/A CONVERTER OPERATION

Since we are trying to produce sounds for the non-linear amplitude detection mechanism of the human ear, the D/A conversion is preformed in logarithmic steps with a normalized voltage range from 0 to 1 volt. The specific amplitude control of each of the three D/A converters is accomplished by the three sets of 4 bit outputs of the amplitude control block. The mixer outputs provide the base signal frequency. (Noise and Tone)

FIGURES 1-4

		_	B3 B2 B1 B0 EP→ENVELOPE
REG. BIT	B7 B6 B5 B4 B3 B2 B1 B0	,	CONT ATT. ALT. HOLD EP PERIOD
Ro Channel	8 Bit Fine Tune A	/	00 x x
Rl A Tone	4 Bit Coarse	/	
R2 Channel	8 Bit Fine Tune B	<i>'</i>	0 1 X X
R3 B Tone	4 Bit Coarse	/	
R4 Channel	8 Bit Fine Tune C	,	1000
R5 C Tone	4 Bit Coarse	, ,	
R6 Noise Per.	5 Bit Period	/	1 0 0 1
R7	Noise Tone	,	
Enable	IOB IOA C B A C B A	,	1 0 1 0
R8 Amplitude A	M L3 L2 L1 L0	/	
R9 Amplitude B	ML3L2L1L0	/	1 0 1 1
Rio Amplitude C	M L3 L2 L1 L0	,	
R. Envelope	8 Bit Fine Tune	l,'	
R, Period	8 Bit Coarse Tune	V	
R ₁₃ Envl Shape	CONT. ATT. ALT. HOLD		1 1 0 1
R. I/O Port A	8 Bit Parallel I/O Port) ,	
Ris I/O Port B	8 Bit Parallel I/O Port	`\	1 1 1 0
		\	
			1 1 1 1
		`\	
Fig. 1 PSG D	ata Register Array		Fig. 2 Envelope Shape

Graphic representation of the decimal values of the amplitude control output.




Fig. 3 Variable Amplitude Control (M=1)





Fig. 4 D/A Converter Output



81/2 X11 PRINTED ON NO. 1000H- 10 CLEARPRINT FADE-OUT

APPENDIX I

SAMPLE SOUND EFFECTS

A few of the more commonly used sounds are listed below. The first chart shows how to produce a European siren effect requiring only the use of the tone generator. A second chart describes an effect requiring only the noise and envelope generator producing a gun shot. A laser sound or a whistling bomb sound can be generated by having the processor sweep a tone channel from a starting tone to an ending tone at a defined rate. These two sounds are described in chart 3 and chart 4 respectivly. To further enhance chart 4 follow it with chart 2 after the processor has completed the tone sweep.

STEP	DATA LOAD WITH REGISTER # HEX VALUE	EXPLANATION
1 2 3 4 5 6	R0 90 R1 00 R7 3E R10 0F Have processor wait appr R0 55 R1 01	-Set channel A tone period to 2.26ms (442 hz) -Enable tone channel A only -Set maximum amplitude on channel A roximatly 350 ms before continuing -Set channel A tone period to 5.3 ms
	CHART 1	EUROPEAN SIREN
1 2 3 4 5 6 7	R6 ØF R7 Ø7 R8 1Ø R9 1Ø R10 1Ø R12 Ø8 R13 ØØ	-Set noise period to mid value -Enable all noise generators -Select amplitude under the control of the envelope generator -Set envelope period to .524 secSelect envelope shape for one cycle only
	CHART 2	GUN SHOT
1 2 3 4	R7 3E R10 ØF R0 (start)1B R0 (end) 38	-Enable tone channel A only -Select maximum amplitude an channel A -Sweep effect for channel A tone period via processor loop with approx. 5 ms. wait time between each step from 1B to 38Turn off channel A to end sound effect.
,		LASER SOUND EFFECT
1 2 3 4	R7 3E R10 ØF R0 (start)1B R0 (end) 6D	-Enable tone channel A only -Select maximum amplitude on channel A -Sweep effect for channel A tone period via a processor loop with approx. 35ms. per step

PARTS LIST

	PART	DESCRIPTION	QUANTITY	DESIGNATION
*	74LS04 LM386N 74LS00 AY-3-8910 8T28	Hex Inverter TTL Audio Amplifier Quad Nand Gate GI Sound Generator Bi-directional Data XCVR	1 1 2 1 2	U1 U2 U3 & U 5 U4 U6 & U7
***	10uf 25v 2uf 25v .05uf 25v luf 25v .0luf 25v 250uf 25v	Electrolytic Cap A.C. Coupling Cap Low Pass Filter Decoupling Cap Decoupling Cap A.C. Coupling Cap	1 1 1 2 1	C1 C2 C3 C4 C5 & C7 C6
* *	10K ohm 1K ohm 4.7K ohm 1.2K ohm 470 ohm 10 ohm	P.C. Mount Linear Pot Current Divider Voltage Divider Resistor Voltage Divider Resistor	1 1 1 1	R1 R2 R3 R4 R5 R6
	IC Socket IC Socket IC Socket	14 Pin Solder Tail 16 Pin Solder Tail 40 Pin Solder Tail	3 3 1	
	KK-100	Molex Connector (2 pins)	1	

^{*} 8T26's may be substituted for the 8T28's with inverting software. ** All resistors are 1/4 watt unless otherwise specified.

^{***} These capacitors may be polarized electrolytics. tollerance +80-20%